# 10-Bit 5MHz Pipeline A/D Converter 

Kannan Sockalingam and Rick Thibodeau
July 30, 2002

## Contents

1 Introduction ..... 8
1.1 Project Overview ..... 8
1.2 Objective ..... 8
1.3 Pipeline Architecture ..... 9
1.4 Specifications ..... 11
1.5 Macros ..... 11
1.6 Pin and Probe Pads ..... 11
1.7 Design Methodology ..... 12
1.8 Limitations of Design ..... 14
2 Circuit Design ..... 16
2.1 Sub-ADC ..... 16
2.1.1 Differential Comparator ..... 17
2.2 Sub-DAC ..... 21
2.2.1 Sub-DAC Circuit ..... 21
2.3 Last Stage ..... 25
2.3.1 Last Stage Circuit ..... 27
2.4 Shift Register ..... 27
2.5 Correction Logic ..... 29
2.6 Gainstage ..... 32
2.6.1 Concept of Bottom-Plate Switching ..... 32
2.6.2 Operational Transconductance Amplifier (OTA) ..... 33
2.7 Miscellaneous Components ..... 36
2.7.1 Probe Test Components ..... 37
2.7.2 Additional Test Components ..... 37
2.7.3 Output Buffers ..... 37
2.7.4 Analog Buffers ..... 38
3 Macros and Simulations ..... 39
3.1 2-Phase Non-Overlapping Clock ..... 39
3.1.1 Clock Design ..... 39
3.1.2 Clock Simulation ..... 41
3.2 Timing of Stages ..... 41
3.2.1 Odd/Even Stage ..... 44
3.2.2 Last Stage ..... 45
3.2.3 Shift Register and Correction Logic ..... 45
3.3 Pipeline Simulation ..... 49
3.3.1 High Test Frequency (bin 63) ..... 49
3.3.2 Nyquist Test Frequency (bin 31) ..... 49
3.3.3 Test Frequency (bin 93) and High Sample Rate ( 7 MHz ) ..... 52
3.3.4 Discussion of Simulation Results ..... 53
4 Physical Design ..... 54
4.1 Floor Planning ..... 54
4.1.1 Padset ..... 54
4.1.2 Stage Planning Considerations ..... 55
4.1.3 Signal Flow ..... 55
4.1.4 Shift Register and Correction Logic ..... 55
4.1.5 Bussing ..... 55
4.1.6 Metal layers ..... 57
4.1.7 Power and Ground ..... 57
4.2 Description of Components ..... 57
4.2.1 Sample and Hold Capacitors ..... 57
4.2.2 Gainstage ..... 57
4.2.3 Differential comparator ..... 57
4.2.4 Sub_DAC ..... 58
4.2.5 Even Stage and Odd Stage ..... 58
4.2.6 Clock ..... 58
4.2.7 Shift Register and Correction logic ..... 58
5 Design Verification ..... 59
5.1 introduction ..... 59
5.2 Design Rule Verification ..... 59
5.3 Layout vs. Schematic ..... 59
5.4 Extracted vs. Simulation ..... 62
5.5 Temperature Variation ..... 62
6 Test and Characterization ..... 68
6.1 Characterization ..... 68
6.1.1 Static DC Power ..... 68
6.1.2 Current Drain with Clock Input ..... 68
6.2 Bias Resistor ..... 70
6.3 Non-overlapping Clock ..... 70
6.4 Functionality and Performance Test ..... 70
6.4.1 Performance vs. Sampling Frequency ..... 72
6.4.2 Test Frequency at Bin 63 ..... 72
6.4.3 Test Frequency at Bin 31 ..... 72
7 Conclusion ..... 79
7.1 Future Work ..... 79
7.1.1 Differential Comparator Test ..... 79
7.1.2 OTA Test ..... 79
7.1.3 Reference Voltage Sensitivity ..... 80
7.2 Improving Performance ..... 80
7.3 Improving Physical Design ..... 80
7.4 Closing Remarks ..... 80
7.5 Acknowledgments ..... 81
7.6 Biography ..... 81
A Circuits - Schematics ..... 82
B Circuits - Physical Design ..... 104

## List of Figures

1.1 Pipeline A/D converter layout capture. ..... 9
1.2 Pipeline A/D converter block diagram. ..... 10
1.3 1.5 Bits/Stage Architecture ..... 11
2.1 Locations of the sub-ADC thresholds and the digital outputs of each stage ..... 17
2.2 Schematic of Differential Comparator. ..... 18
2.3 Schematic of VBIAS block from figure 2.2 ..... 19
2.4 Schematic of the clocked comparator from figure 2.2 ..... 19
2.5 Plot of the comparator characteristics ( $\overline{\text { Latch }}$ is clocked). ..... 22
2.6 Plot of the comparator characteristics ( $\overline{\text { Latch }}$ tied low). ..... 23
2.7 Plot of inputs and outputs from the differential comparator. ..... 24
2.8 Locations of the sub-ADC and sub-DAC outputs ..... 25
2.9 Complete schematic of Sub-DAC circuit. ..... 26
2.10 Location of thresholds in the last stage. ..... 27
2.11 Schematic of Last Stage differential comparator. ..... 28
2.12 Schematic of logic in the Last Stage. ..... 28
2.13 Design of a simple shift register. ..... 29
2.14 Concept of digital correction. ..... 30
2.15 Mathematical analysis of digital correction. ..... 30
2.16 Full Correction Logic Schematic ..... 31
2.17 Concept of bottom plate switching. ..... 32
2.18 Switch Capacitor Circuit. ..... 33
2.19 Schematic of the OTA Bias Circuit ..... 35
2.20 Schematic of the OTA Amplifier Circuit ..... 36
2.21 Schematic of the OTA Common Mode Feedback Circuit ..... 37
2.22 Schematic of test circuit with probe pads. ..... 38
2.23 Output driver schematic. ..... 38
3.1 2-Phase Non-Overlapping Clock Timing. ..... 40
3.2 Clock Schematic. ..... 40
3.3 Plot of Clock Simulation - $t_{\text {lag }}$. ..... 42
3.4 Plot of Clock Simulation $-t_{\text {nov }}$ ..... 43
3.5 OTA Open Loop Test Circuit ..... 45
3.6 OTA Open Loop Frequency Response ..... 46
3.7 OTA Open Loop Phase Response ..... 47
3.8 Gain Stage Test Circuit ..... 47
3.9 Gain Stage Test Circuit ..... 48
3.10 Clock Timing for Top Level Schematic Simulation. ..... 50
3.11 Aliased Output Waveform. ..... 50
3.12 Error and Performance for Top Level Schematic Simulation. ..... 51
3.13 Supply Current for Top Level Schematic Simulation. ..... 51
3.14 Aliased Output Waveform for Test Frequency in Bin 31 ..... 52
3.15 Error and Performance for Test Frequency in Bin 31 ..... 53
4.1 Block Diagram of Bus Layout ..... 56
5.1 DRC Verification ..... 60
5.2 Netlist Summary. ..... 60
5.3 Terminal Correspondence. ..... 61
5.4 Net-Lists MATCH. ..... 62
5.5 Error and Performance for Fully Extracted Schematic. ..... 63
5.6 Supply Current and Average Power for Fully Extracted Schematic ..... 64
5.7 SFDR and SNRD vs. Temperature. ..... 65
5.8 ENOB vs. Temperature. ..... 66
5.9 Average Power vs. Temperature. ..... 67
6.1 Quiescent Current Draw. ..... 69
6.2 Non-overlapping Clock Waveforms. ..... 71
6.3 SNRD Performance plotted vs Sampling Rate (Fs). ..... 73
6.4 ENOB Performance plotted vs Sampling Rate (Fs) ..... 74
6.5 Output spectrum for Test Frequency in Bin 63. ..... 75
6.6 Modulo Time plot for Test Frequency in Bin 63 ..... 76
6.7 Output spectrum for Test Frequency in Bin 31. ..... 77
6.8 Modulo Time plot for Test Frequency in Bin 31. ..... 78
A. 1 Final Chip (External View) ..... 83
A. 2 Full Pipeline Schematic. ..... 84
A. 32 Input NAND. ..... 85
A. 43 Input NAND. ..... 86
A. 5 Supply voltage by-pass capacitors (1) ..... 87
A. 6 Supply voltage by-pass capacitors (2) ..... 87
A. 7 Carry Bit block schematic ..... 88
A. 8 Single clocked comparator ..... 88
A. 9 Correction Logic Schematic ..... 89
A. 10 Differential Comparator in the last stage. ..... 90
A. 11 Differential Comparator. ..... 90
A. 12 Even Stage block. ..... 91
A. 13 Gainstage block ..... 91
A. 14 Last Stage sub-ADC. ..... 92
A. 15 Last Stage block. ..... 92
A. 16 Odd Stage block. ..... 93
A. 17 Operational Transconductance Amplifier (OTA). ..... 94
A. 18 Shift Register Block. ..... 95
A. 19 Sub-DAC Block. ..... 96
A. 20 Probe test circuitry. ..... 97
A. 21 Bias voltage circuit. ..... 97
A. 22 Voltage supply modelling circuit. ..... 98
A. 23 Exclusive NOR. ..... 99
A. 24 Exclusive OR ..... 100
A. 25 Analog buffer circuit ..... 101
A. 26 Common centroid capacitor array circuit. ..... 102
A. 27 2-Phase Non-Overlapping Clock ..... 103

## List of Tables

1.1 Table of Simulated Specifications ..... 11
1.2 Table of Macros ..... 12
1.3 Table of PinOuts ..... 13
1.4 Table of PinOuts. Note:W/L ratios are given in (). ..... 14
2.1 Sub-DAC outputs ..... 25
2.2 Last Stage logic truth table ..... 28
6.1 Static DC power Test ..... 68
6.2 Bias Resistor Test ..... 70
6.3 Non-Overlap Clock Test ..... 70
6.4 Description of test equipment ..... 72

## Chapter 1

## Introduction

### 1.1 Project Overview

This VLSI design project consists of a $10-\mathrm{bit}, 5 \mathrm{MHz}$ sampling rate, pipeline architecture, analog to digital converter. The converter is implemented with a 9 stage pipeline architecture. The design is based on switch-capacitor circuitry. Each stage consists of an OTA, differential comparators(sub-ADC) and a subDAC. The converter accepts $0-1 \mathrm{~V}(2.5 \mathrm{~V}$ offset) fully differential signal up to 2.5 MHz . The $1.5 \mathrm{bits} /$ stage output is digitally corrected to obtain a 10 bit digital output. The device is implemented through MOSIS in AMI's C5N process technology. The $0.5 \mu \mathrm{~m}$ minimum gate length is physically designed on a $0.15 \mu \mathrm{~m}$ grid. This constrains the gate length to a minimum of $0.6 \mu \mathrm{~m}$. The die size is 1.5 X 1.5 mm and is packaged in a 40 pin DIP. All project objectives are met with the exception of the 20 MHz sampling rate. The sampling rate is limited by the transient response of the operational transconductance amplifier.

### 1.2 Objective

This project had 7 objectives.

1. 9 stage pipeline with 1.5 bits/stage architecture.
2. Sampling frequency of 20 MHz .
3. Accept inputs from 0 to 1 V .
4. Operate with a 2.5 V common mode feedback arrangement.
5. Accomplish 10 bit resolution.
6. Provide intermediate stage outputs off chip.
7. Operate from 5 V power supply.


Figure 1.1: Pipeline A/D converter layout capture.

### 1.3 Pipeline Architecture

The pipeline converter architecture consists of high speed, low resolution cascaded stages to obtain a final conversion. The main concept and design of this A/D converter was adapted from a paper written by Abo [1]. Only a brief overview of the pipeline converter is discussed here, for a more detailed description see [1].

Figure 1.2 shows a block diagram of a general pipeline with $k$ stages. The output of each stage is digitally corrected to obtain an accurate digital output. The advantages of breaking down the conversion into many stages are:

1. Key advantage is high conversion rate. There is one complete conversion per clock cycle.
2. Overall chip size is reduced because the sample rate is not governed by the number of pipeline stages. Thus the number of stages can be chosen to minimize the size of the chip. This naturally lowers the resolution.
3. If chip space is available additional stages can be added for increased resolution.

The major disadvantage of a pipeline architecture is an inherent sampling latency. 6 initial clock cycles are required before the first digital conversion is


Figure 1.2: Pipeline A/D converter block diagram.
output. This precludes the pipeline architecture from use in applications where this is problematic.

A total of 9 stages with 1.5 bits/stage architecture is adopted for this design. Two bits are required to implement 1.5 bits thus a raw output of 18 bits are digitally corrected to 10 bits. Each stage conversion occurs during two clock phases. This means that the components in each stage must settle to its final value in $\frac{1}{2}$ of the clock period. Since alternate stages work in different clock cycles, as the sample moves from one stage to the next, the previous stage can take in a new sample as the old sample is processed by the following stage. This models a parallel processing system.

Each stage of a pipeline, Figure 1.3, is divided into two main parts. The first is the gainstage. The gainstage contains the operational transconductance amplifier (OTA) and the sample and hold (S/H) switch capacitors. Refer to 2.6.2 for more details. The second part is the combination of a sub-ADC and the sub-DAC. Both sub-ADC and sub-DAC are low-resolution A/D and D/A converters respectively.

A signal input to a stage is transferred onto the $\mathrm{S} / \mathrm{H}$ circuitry at the front end. Once held, the signal is sent to the sub-ADC and gainstage simultaneously. The sample is then converted into a low-resolution digital word by the subADC. The sub-DAC then converts this digital word into an analog signal. This analog signal is subtracted from the initial sample creating a residue. This residue is sent to the following stage and the process is repeated. Each stage provides a 2 bit digital word which is sent to the digital correction block. The digital correction block contains a simple shift register and digital correction logic circuits. The 1 bit redundancy in each stage is usually referred to as the 0.5 bit redundancy, thus the term 1.5 bits/stage. This redundancy compensates for component nonidealities.

When the initial sample is clocked through all stages then the first digital output is available from the digital correction block. During this latency period samples are continually taken. Individual stage outputs are stored in the shift register. Thus a complete 10 bit digital output is available on each successive clock cycle, after the initial latency period.


Figure 1.3: 1.5 Bits/Stage Architecture.

| Parameter | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| VDD | $\bullet$ | 5 | 5 | V |
| Current Draw* | $\bullet$ | 15 | $\bullet$ | mA |
| Average Power* | $\bullet$ | 75 | $\bullet$ | mW |
| Sampling Rate | $\bullet$ | 5 | 5 | MHz |
| Input Range | 0 | $\bullet$ | 1 | V |
| Effective $\sharp$ of Bits* | $\bullet$ | 8.97 | $\bullet$ | bits |

Test conditions: $F_{s}=5 \mathrm{MHz}, T=27^{\circ} \mathrm{C}, F_{t}=4.92 \mathrm{MHz}$

Table 1.1: Table of Simulated Specifications

### 1.4 Specifications

Refer to table 1.1 for pipeline converter simulated performance specifications. These specifications are based on simualted normal operating conditions.

### 1.5 Macros

Table 1.2 lists the higher level blocks used in this design. Detailed description of blocks are discussed in later chapters and are combined together to create a pipeline ADC.

### 1.6 Pin and Probe Pads

Table 1.3 lists all pin outs with a brief description of pin functions. These outputs are externally available. Table 1.4 lists the probe points added in the physical design. The probe pads are located in the proximity of the test circuitry. Probes Misc. 1 and 2 are not labelled in the layout.

| Macro No. | Name |
| :---: | :---: |
| 1 | Gainstage |
| 2 | Sub ADC |
| 3 | Sub DAC |
| 4 | Clock |
| 5 | Shift Register |
| 6 | Correction Logic |
| 7 | Even Stage |
| 8 | Odd Stage |
| 9 | Last Stage |

Table 1.2: Table of Macros

### 1.7 Design Methodology

The initial phase of this design began with research into an existing design [1]. The paper provided insight into the $1.5 \mathrm{bits} /$ stage pipeline architecture. A simple schematic diagram demonstrated the implementation of a single stage, residue transfer function. Although the diagram and associated explanation, was directed towards a single ended op-amp design the actual circuit required full differential considerations. This paper also explained the importance of capacitor matching and associated residue error. This prompted attention to capacitor layout considerations. See section 4.2 .1 for more details. The paper noted capacitor non-linearity, associated with diffusion capacitor implementation, would degrade the linearity of the overall pipeline. This guided the decision to use polysilicon capacitors.

Additional information came from an earlier paper from the same author [2]. This paper provided details into interstage timing considerations. A schematic diagram of a two phase clock generator, from this paper, proved to be adequate for our purposes.

It should be noted that these papers did not provide sufficient information, as to the proper sizing of transistors, to implement the designs in a C5N process.

With this information in hand the design was split into analog and digital parts. Kannan lead the digital charge and designed the differential comparators sub-ADC and sub-DAC. He also performed extensive simulation into interstage timing and pipeline accuracy. A fellow graduate student Alma Delic-Ibukic designed the digital correction circuitry and implemented this using a minimum number of logic gates. Rick concentrated on the analog op-amp. All members relied on valuable input from Professor Kotecki and Professor Hummels.

Four differential comparator implementations were investigated [3, 4, 5]. Each design was adapted to the AMI C5N technology and simulated in Cadence. With each implementation, new insight into the circuit operation lead to design improvements. Test circuits that provided worst case input scenarios and loads were devised for individual circuits. When circuit performance

| Pin Num. | Pin Name | Description |
| :---: | :---: | :---: |
| 1,21 | VDD | Supply voltage (Typically 5V) |
| 2 | Stage 4L | Digital Output from Stage 4 (LSB) |
| 3 | Stage 4M | Digital Output from Stage 4 (MSB) |
| 4 | Stage 3L | Digital Output from Stage 3 (LSB) |
| 5 | Stage 3M | Digital Output from Stage 3 (MSB) |
| 6 | Stage 2L | Digital Output from Stage 2 (LSB) |
| 7 | Stage 2M | Digital Output from Stage 2 (MSB) |
| 8 | VCM | Common-mode Voltage (Typically 2.5 V ) |
| 9 | VREF+ | Pos. Reference Voltage (Typically 3V) |
| 10 | VIN1 | Pos. side of the differential input |
| 11 | VIN2 | Neg. side of the differential input |
| 12 | VREF- | Neg. Reference Voltage (Typically 2V) |
| 13 | Stage 1L | Digital Output from Stage 1 (LSB) |
| 14 | Stage 1M | Digital Output from Stage 1(MSB) |
| 15 | Testres | 400K Resistor test pin |
| 16 | CMP vo- | Neg. Output of test Diff. Comparator |
| 17 | CMP vo+ | Pos. Output of test Diff. Comparator |
| 18 | OTA vdac1 | Pos. DAC voltage of test OTA |
| 19 | OTA vdac2 | Neg. DAC voltage of test OTA |
| 20,40 | GND | Ground connection |
| 22 | OTA vo+ | Pos. Output of test OTA |
| 23 | OTA vo- | Neg. Output of test OTA |
| 24 | TEST in+ | Pos. Input shared by test OTA and Diff. Cmp. |
| 25 | TEST in- | Neg. Input shared by test OTA and Diff. Cmp. |
| 26 | TEST clk | External Clock shared by test OTA and Diff. Cmp. |
| 27 | PHI 2 | Main internal clock test pin (Phi 2) |
| 28 | PHI 1 | Main internal clock test pin (Phi 1) |
| 29 | CLK | External clock for main circuitry |
| 30 | D9 | Output Bit 9 (MSB) |
| 31 | D8 | Output Bit 8 |
| 32 | D7 | Output Bit 7 |
| 33 | D6 | Output Bit 6 |
| 34 | D5 | Output Bit 5 |
| 35 | D4 | Output Bit 4 |
| 36 | D3 | Output Bit 3 |
| 37 | D2 | Output Bit 2 |
| 38 | D1 | Output Bit 1 |
| 39 | D0 | Output Bit 0 (LSB) |

Table 1.3: Table of PinOuts

| Probe Name | Description |
| :---: | :--- |
| T_gate | Gate connection for all transistors |
| T_P_source | Source connection for all PMOS |
| T_P_drain1 | Drain connection for PMOS (5) |
| T_P_drain2 | Drain connection for PMOS (1.6) |
| T_P_drain3 | Drain connection for PMOS (1) |
| T_N_source | Source connection for all NMOS |
| T_N_drain1 | Drain connection for NMOS (5) |
| T_N_drain2 | Drain connection for NMOS (0.8) |
| T_N_drain3 | Drain connection for NMOS (0.5) |
| T_INV_out | Output connection for minimum size inverter |
| Misc.1 | Reference voltage for test gainstage |
| Misc.2 | Reference voltage for test diff. comparator |

Table 1.4: Table of PinOuts. Note:W/L ratios are given in ().
approached the design objectives or practical limitations the final circuit was optimized to maximize the performance.

Three OTAs (Operational Transconductance Amplifier) were simulated using the same methodology as the differential comparators. Three designs from $[1,3,4]$ were implemented and tested. The first test circuits used initial conditions on the input and feedback capacitors. This approach did not provide results that accurately represented the circuit operating conditions. An additional test circuit that provided capacitor switching, with actual clock control and a common mode voltage level, proved to be more useful. A full cascode, full differential with common mode feedback from [3] proved to have the best performance. Speed and accuracy of the entire pipeline converter is determined by the settling time and accuracy of the OTA output. Therefore much time and consideration went into optimizing this performance. Naturally settling time decreased with an increase in bias current so the bias current was increased. Reduction in the input offset voltage required resizing the input differential pair. This resizing decreased the settling time and increased the accuracy to acceptable limits. Time considerations precluded further investigations into active biasing circuitry.

The next phase of the design concerned the physical layout of the circuit. For details on the physical design see chapter 4.

### 1.8 Limitations of Design

The design meets all the design objectives with one exception. The 20 MHz clock frequency is reduced to 5 MHz due to OTA transient response limitations. The final design meets the specifications listed in this chapter. However some design limitations exist. These are broken down and discussed in the following
paragraphs.
The S/H circuitry could be redesigned to improve accuracy and increase sample rate. Input to the first stage is the most important for improving converter performance. The $\mathrm{S} / \mathrm{H}$ in the first stage must accurately sample and consistently sample at constant time intervals. These factors are extremely important to obtain an overall high resolution, high speed ADC.

The OTA and comparators have a long settling time. The settling time limits the sample rate. If the settling time is decreased by a factor of 2 , this will nearly increase the sampling speed by a factor of 2 . OTA settling time is affected by its bias current. Adaptive biasing schemes may allow decreasing quiescent current with an increase in current drive capability.

The comparator is a simple op-amp design adapted from another design. Due time constraint the comparator was not optimized to reduce current draw and provide faster comparisons.

## Chapter 2

## Circuit Design

This chapter is concerned with the individual building blocks used in this hierarchal design. These blocks are combined to create large macros. The macros are used in the simulations to control signal flow, clock timing and constitute the entire A/D converter circuitry.

This chapter describes only the individual building blocks used to create the macros. The blocks include:

1. Sub-ADC
2. Sub-DAC
3. Last stage
4. Shift register
5. Correction logic
6. Gainstage
7. Miscellaneous components

### 2.1 Sub-ADC

The main function of the sub-ADC is to provide a digital word corresponding to the input signal or sample of any individual stage. This 1.5 bits/stage design requires the sub- ADC to output 1 of 3 binary states: 00,01 and 10 . The input sample is compared to two thresholds $V_{r e f}^{+}$and $V_{\text {ref }}^{-}$. Figure 2.1 shows the locations of the nominal and actual threshold voltages. Note the nominal thresholds are designed to be at $V_{c m} \pm 125 \mathrm{mV}$. Also note the actual thresholds may vary from the nominal. However this variance will not effect the final output because the error will be corrected when sent to the following stage. Since the accuracy is not affected by threshold placement, the constraints of the differential comparators are relaxed.


Figure 2.1: Locations of the sub-ADC thresholds and the digital outputs of each stage.

In each sub-ADC there are two differential comparators. The first compares the sample to the $V_{c m}-125 m V$ threshold and the second differential comparator compares the sample to the $V_{c m}+125 m V$ threshold. The input voltage varies between $V_{c m} \pm 500 \mathrm{mV}$. The combined outputs of the differential comparators are 00 if $V_{i n} \leq\left(V_{c m}-125 m V\right)$, 01 if $\left(V_{c m}-125 m V\right) \leq V_{i n} \leq\left(V_{c m}+125 m V\right)$ and 10 if $V_{i n} \geq\left(V_{c m}+125 m V\right)$. The outputs of these differential comparators are then sent to a sub-DAC block and to the correction logic block.

### 2.1.1 Differential Comparator

The differential comparators are adapted from [1] and contain a capacitor network, clocking circuitry and a voltage comparator. The primary function of the capacitors are to obtain the $\pm \frac{V_{R}}{4}$ thresholds for the comparison operation. Note that the value $V_{R}$ is different from $V_{r e f}^{+}$and $V_{r e f}^{-}$. $V_{R}$ can be calculated as follows

$$
\begin{equation*}
V_{R}=V_{r e f}^{+}-V_{c m}=V_{c m}-V_{r e f}^{-} \tag{2.1}
\end{equation*}
$$

Figure 2.2 shows the entire differential comparator circuit. The signal at the input of the comparator are defined by equations 2.2 and 2.3 .

$$
\begin{equation*}
V_{i n}^{+}=V_{i}^{+}+\frac{V_{R}}{4} \tag{2.2}
\end{equation*}
$$



Figure 2.2: Schematic of Differential Comparator.

$$
\begin{equation*}
V_{i n}^{-}=V_{i}^{-}-\frac{V_{R}}{4} \tag{2.3}
\end{equation*}
$$

## Description of Schematic

Referring to figure 2.2. The block titled CMP_CLKD_TRACK is a simple clocked comparator with its outputs restored to digital voltage levels $(0 \leftrightarrow 5 V)$. Incorporating the digital buffers with the comparator circuit eliminates the need for inverters at the comparator output. The block titled VBIAS1 supplies the bias voltage required by the comparator current mirrors. Note there are 4 clocks $\left(\phi_{1}, \phi_{1}^{\prime}, \phi_{2}\right.$ and $\left.\phi_{2}^{\prime}\right)$ used for comparator signal switching. Phases $\phi_{1}^{\prime}$ and $\phi_{2}^{\prime}$ are only used for the bottom plate switching concept described in section 2.6.1. All the switches in figure 2.2 are sized with minimum length $0.6 \mu \mathrm{~m}$ and width $3 \mu m$ transistors to achieve the optimum switching speed. Capacitors C0 and C1 are sized with a $1: 3$ ratio to divide $V_{R}$ by a factor of 4 . Differential comparator performance is sensitive to small capacitor values. Values of 75 fF for C 0 and C3 provide acceptable results for this application. Physical layout considerations also constrained the capacitor sizing for more details see chapter 4. The performance of this differential comparator is discussed in the following sections.

Figure 2.3 shows a descended view of the VBIAS1 block. The resistor is set to a value of $400 \mathrm{k} \Omega$ to obtain a 4 V drop with $10 \mu A$ current flow. The gate-to-source-voltage of 1 volt ( .2 volts above threshold) ensures the transistor remains in the saturation region of operation. This bias voltage is mirrored to all other biasing transistors required by the differential comparator.


Figure 2.3: Schematic of VBIAS block from figure 2.2


Figure 2.4: Schematic of the clocked comparator from figure 2.2

The design for the comparator is adapted from [5]. All the transistors present in the schematic were resized to provide the desired speed and accuracy. This design incorporates diode connected transistors to represent loads in order to keep all the nodes at low impedances. According to [5], this scheme is similar to current-mode circuit design techniques and is aimed at keeping the node time constants small. This increases the relative speed of the comparator. Another key feature of this design is pre-charged outputs that will erase memory from the previous comparison. For example, the positive feedback and digital restoration are charged to opposite polarities to erase the previous comparison. This is similar to Domino CMOS logic [6].

There are four inputs and two outputs to the comparator. The inputs are $V_{\text {bias }}, V_{i n}^{+}, V_{i n}^{-}$and $\overline{\text { Latch }} . V_{\text {bias }}$ was sourced from another block to facilitate the physical design and should be considered part of the comparator. $V_{i n}^{+}$and $V_{i n}^{-}$are the inputs given in section 2.1.1. The sensing portion is represented by transistors M0 and M1 which are then mirrored by M8 and M9 to M11 and M10 respectively. M2 and M3 are diode connected and they set the gate voltage for M4, M5, M7, and M6. Increasing the size of the diode connected transistors increases how hard the output stage transistors turn ON. M22, M16, M17, M24, M23, M25, M19, and M20 are all part of the current mirrors throughout the comparator. The bias current is designed at $10 \mu A$ and mirrored to $20 \leftrightarrow 30 \mu A$. $V_{\text {bias }}$ and M22 are designed to drain $20 \mu A$ from the input differential pair collectively. M12, M13, M14 and M15 pull the output to $V_{d d}$ when $\overline{\text { Latch }}$ is high. When $\overline{\text { Latch }}$ is low, M12 and M13 release the output and this leaves M7 and M6 to produce a logic high or low depending on the comparison. The speed of the comparator depends on the switching speed at the output stage and also the speed at which the currents are mirrored through the comparator. The following section will discuss the actual performance of the individual comparator, as well as the differential comparator.

## Performance

The comparator is characterized separately before adding the capacitor and switching circuits to produce a differential comparator. In this pipeline application, the accuracy of the comparator can be relaxed in order to increase the speed of the entire conversion. However, since the comparator was not the limiting factor in this design, the comparator performance was not optimized. Figure 2.5 shows a plot of the input, output and $\overline{\text { Latch }}$ of the comparator. $\overline{\text { Latch }}$ was set at 10 MHz and the two inputs were at opposite polarities, switching from $2 \leftrightarrow 3 \mathrm{~V}$. In figure 2.5, note the markers A and B. Marker A is at the transition of $\overline{\text { Latch }}$ that makes the output valid. Correspondingly, marker B is at the transition of one of the two outputs. $\Delta t$ between A and B is about 7 ns . This shows that it takes about 7 ns for the output to be valid, once clocked. However, figure 2.6 has $\overline{L a t c h}$ tied low and according to that simulation, the outputs are only valid after about 30 ns . Therefore this comparator can be used at clocking speeds up to 33 MHz .

Once the comparator is characterized, the entire network of capacitors and
switches are added to assemble the differential comparator. Figure 2.7 shows a transient response with conditions: $V_{i n}^{+}$switching from $2 \leftrightarrow 3 \mathrm{~V}, V_{i n}^{-}$has the same magnitude as $V_{i n}^{+}$but in reverse polarity, $V_{c m}=2.5 \mathrm{~V}, V_{r e f}^{+}=3 \mathrm{~V}$, $V_{\text {ref }}^{-}=2 V$ and the clock is set at 5 MHz . From the same plot, notice the location of marker A. The outputs are switching states as $V_{i n}^{+}$reaches the 125 mV above $V_{c m}$ mark. This is the threshold voltage set for a $1.5 \mathrm{bits} /$ stage design. It can be clearly seen that the differential comparator performs to the required specifications.

There are two differential comparators in the sub-ADC. The only difference between them is that the $V_{r e f}^{+}$and $V_{\text {ref }}^{-}$are swapped between the comparators. These reference inputs are swapped to calculate the voltage level of the sample.

## Digital Word Output

This design of a pipeline is different from other ADC because the outputs of the differential comparators are not processed by the sub-ADC block. The outputs are processed by the sub-DAC block. The sub-DAC provides the digital output for the stage as well as the analog output which is fed back into the gainstage.

### 2.2 Sub-DAC

Another key component to the each stage is the sub-DAC. The main role of a sub-DAC is to supply the gainstage with an analog voltage level that represents the quantized portion of the input sample. This quantized portion is subtracted from the original signal to create the residue. In this design, as mentioned in section 2.1.1, the sub-DAC not only provides the analog output but also calculates the digital word sent to the digital correction logic circuit. Each stage can output 00,01 or 10 for a digital word and the corresponding sub-DAC outputs will be $-2 V_{R}, 0$ or $+2 V_{R}$. Figure 2.8 is a modified representation of figure 2.1, note the sub-DAC outputs are also present in the figure. Theoretically the locations are at $\frac{-V_{R}}{2}, 0$ and $\frac{+V_{R}}{2}$ but the sub-DAC outputs need to be multiplied by a gain of 2 in the gainstage after the sample/sub-DAC residue is generated. This gain of two is needed to ensure the sample remains in the proper threshold range as residue propagates from one stage to the next. In order to make the circuits simpler, the input sample and the sub-DAC outputs are multiplied by a factor of 2 before the sub-DAC output is subtracted to obtain the residue. The circuit for the sub-DAC was adapted from [1] but the switch and component sizes were calculated independent from the paper.

### 2.2.1 Sub-DAC Circuit

As previously mentioned, the sub-DAC design was adapted from [1]. Figure 2.9 shows the combination of logic and switches needed to provide the outputs. The 3 NAND gates combine the clock signal and inputs from the differential comparators A1, A2, B1 and B2. A and B are outputs of the two differential


Figure 2.5: Plot of the comparator characteristics ( $\overline{\text { Latch }}$ is clocked).


Figure 2.6: Plot of the comparator characteristics ( $\overline{\text { Latch }}$ tied low).


Figure 2.7: Plot of inputs and outputs from the differential comparator.


Figure 2.8: Locations of the sub- ADC and sub-DAC outputs.

| A1 | A2 | B1 | B2 | $\phi_{2}$ | MSB | LSB | $V_{\text {dac1 }}$ | $V_{\text {dac2 }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | $V_{\text {ref }}^{-}$ | $V_{\text {ref }}^{+}$ |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | $V_{\text {dac2 }}$ | $V_{\text {dac1 } 1}$ |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | $V_{\text {ref }}^{+}$ | $V_{\text {ref }}^{-}$ |

Table 2.1: Sub-DAC outputs
comparators. The relationship between the outputs of each comparator is $A 2=$ $\bar{A} 1$ and $B 2=\bar{B} 1$. The MSB and LSB pins are routed to the digital correction logic and are included in the output calculations. Pins $V_{d a c 1}$ and $V_{d a c 2}$ are the analog outputs connected to the gainstage. From the schematic, Figure 2.9, it can be seen that the output will only be valid when $\phi_{2}$ is valid. Table 2.2.1 lists all the possible states of the sub-DAC. The PMOS switches in the circuit, M0, M1, M2, M3 and M4 have minimum gate lengths of $0.6 \mu \mathrm{~m}$ and a width of $9.9 \mu \mathrm{~m}$ . PMOS gate width must be approximately 2 times the NMOS gate width for minimum sized transistors to compensate for the lower mobility associated with PMOS devices. Initially NMOS switches had $\frac{W}{L}$ ratio of $\frac{3.3}{0.6}$ so the PMOS ratios are set at $\frac{9.9}{0.6}$.

The NAND gates and inverters were sized to the minimum allowable gate lengths. Schematics for these devices can be found in the appendix.

Speed of the sub-DAC was not an issue because it is relatively fast compared to the the differential comparator and gainstage. Typically the sub-DAC will not take more than a few nanoseconds to provide an output because it is purely digital.

### 2.3 Last Stage

The last stage in the pipeline is different from the previous stages because it does not contain a gainstage. The sample is not passed on to a following stage.


Figure 2.9: Complete schematic of Sub-DAC circuit.


Figure 2.10: Location of thresholds in the last stage.

However, the last stage provides a full 2-bit conversion unlike the $1.5 \mathrm{bits} /$ stage in previous stages. The last stage compares the sample to 4 thresholds, $-\frac{V_{R}}{4}$, $0,+\frac{V_{R}}{4}$ and $+\frac{V_{R}}{2}$. The additional threshold, $+\frac{V_{R}}{2}$, divides the 10 range into two, providing the 01 and 11 output. Figure 2.10 visually represents the location of the thresholds for the last stage. The thresholds are not re-calibrated to equal steps because the maximum error would only be $\frac{1}{2} L S B$. The converter output is unaffected by this error.

### 2.3.1 Last Stage Circuit

There are three differential comparators in the last stage. The first two differential comparators are the same as previous stages and the third differential comparator has thresholds of $\frac{V_{R}}{2}$. This is necessary to check if the sample lies between points $\frac{V_{R}}{4}$ and $\frac{V_{R}}{2}$ or above $\frac{V_{R}}{2}$. Figure 2.11 shows the circuit schematic for the third comparator. All the capacitor values in this circuit are 100 pF . This combination provides a 1:2 voltage ratio as opposed to the 1:4 voltage ratio in the other differential comparators.

The last stage does not provide an analog input to a gainstage. Thus the sub-DAC ( called sub-ADC in the last stage) is redesigned to provide the four 2-bit digital outputs. Figure 2.12 shows the logic needed to calculate the correct digital output. Inputs A, B and C are from the 3 differential comparators. Input C has the $\frac{V_{R}}{2}$ thresholds. The truth table for the logic in figure 2.12 is given in table 2.2. The two inverters in the path of A1 provide propagation delay. This ensures the outputs, LSB and MSB, are ready at the same time.

### 2.4 Shift Register

Of primary importance in pipeline converters is the digital correction of the sample. In order for the output to be digitally corrected, all stages must have quantized the sample. In this design, the outputs of each stage must be stored


Figure 2.11: Schematic of Last Stage differential comparator.


Figure 2.12: Schematic of logic in the Last Stage.

| A1 | A2 | B1 | C1 | C2 | $\phi_{2}$ | MSB | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |

Table 2.2: Last Stage logic truth table


Figure 2.13: Design of a simple shift register.
in memory until the last stage has quantized the sample. The shift register performs this memory function. The design for the shift register was adapted from [3]. The basic structure of the shift register consists of inverters connected with switches. A sample of a shift register can be seen in figure 2.13. Note that the clocks have different phases and every other string of shift registers requires an additional stage of inverters. From figure 2.13 , data A and B will shift to the right side of the circuit when $\phi_{2}$ is high. Notice the different clock signals at the input, A is shifted through during $\phi_{2}$ and B on $\phi_{1}$. In this configuration B is only valid on the clock phase after A. This is the case in a pipeline converter. Data from each stage would be valid on opposite clock signals. For example, if stage 1 output is valid during $\phi_{2}$ then stage 2 will be valid on $\phi_{1}$ and stage 3 will be valid on the next $\phi_{2}$ etc. The shift register is designed to process 8 stages of $2 \mathrm{bits} /$ stage outputs before the data is sent to the correction logic block. The entire circuit can be seen in the appendix.

### 2.5 Correction Logic

The final block before the outputs are sent off-chip is the correction logic. In pipeline converters, there are about twice as many bits generated through the pipeline than required for the output. These bits must be digitally corrected to produce the correct output. There are many ways to implement the final output calculation. The concept is the same regardless of method used. The difference lies in the designer's choice of logic circuitry to perform a particular function. This design breaks down the operations into simple logic functions. These logic functions are built inside the correction logic circuit. The concept behind the correction logic is represented in figure 2.14. The outputs of the earlier stages are kept in the shift register until stage N provides an output. The collected data bits are then added using 1-bit overlap methodology, shown in figure 2.14.


Figure 2.14: Concept of digital correction.


Figure 2.15: Mathematical analysis of digital correction.

A simple example for the binary addition can be calculated using figure 2.15 .

$$
\begin{array}{r}
Z=D \\
Y=B \oplus C \\
X=A+B C \tag{2.6}
\end{array}
$$

In order to perform the mathematical operation shown in Figure 2.14, the equation was broken down and implemented using logic gates. The final design for the correction logic is presented in figure 2.16 . The operation in equation 2.5 is performed by a simple XOR. The CARRY-BIT block performs the AND/OR operation stated in equation 2.6. Refer to the appendix for the carrybit schematic and the entire correction logic schematic.


Figure 2.16: Full Correction Logic Schematic.


Figure 2.17: Concept of bottom plate switching.

### 2.6 Gainstage

The final block of each stage is the gainstage. This block contains a simple S/H circuit, an OTA, integrating capacitors and clock controlled switches. This design is adapted from [1] and modified to contain NMOS switches (as opposed to Bootstrapped Switches).

### 2.6.1 Concept of Bottom-Plate Switching

The gainstage incorporates a switch capacitor, bottom plate switching, sample and hold circuit [1, 2]. Referring to figure 2.17 this simple sample and hold circuit is adapted from the pipeline gainstage. When the sampling time is complete the bottom plate of the capacitor is charged to $V_{c m}$ and the top plate is charged to $V_{c m}+V_{i n}$. The bottom plate is switched off before the top plate. The capacitor bottom plate is allowed to float while $V_{i n}$ is disconnected. This prevents any charge injection from the NMOS switch, controlling $V_{i n}$, to the capacitor plates. Thus the desired voltage sample on the capacitor is preserved. Note that in the actual circuit the bottom plate is connected to one of the gates of the OTA's input differential pair. This gate is charged to $V_{c m}$ and thus acts as an open circuit.

Switch Capacitor Timing Each gainstage contains four 500 fF capacitors. Two capacitors are required for both positive and negative inputs of the OTA. The following paragraph describes the switch timing for the positive input only. The timing is identical and occurs simultaneously for the negative input capacitors.

Referring to Figure 2.18. The initial states are $\phi_{1}$ is high, $\phi_{1}^{\prime}$ is high, $\phi_{2}$ is low, $V_{i}^{+}$is the voltage to be sampled, $V_{c m}=2.5 \mathrm{~V}$ and $V_{d a c 1}$ is held in high impedance mode. From this initial state capacitors C1 and C2 are in parallel with their top plates connected to $V_{i}^{+}$through transistors M6 and M7. Capacitor C2 is isolated from the OTA output by transistor M11. The bottom plates of C 1 and C 2 as well as $+i n$ of the OTA are charged to $V_{c m}$ through M4.


Figure 2.18: Switch Capacitor Circuit.

Clock $\phi_{1}^{\prime}$ goes low thus allowing the bottom plates to float. Approximately 1 ns later $\phi_{1}$ goes low. This sequence eliminates any charge injection onto the capacitors from M6 and M7 [1]. In an additional ns $\phi_{2}$ goes high. This action connects C 2 to the output of the OTA and the sub-DAC output to the top plate of C 1 via input pin VDAC1. The capacitors are now connected as input and feedback capacitors. Any quantized voltage is subtracted from the input capacitor voltage by the voltage on VDAC1. This creates the residue. The output from this stage is the input to the next stage and the cycle is repeated.

Note that M4 is sized twice that of M6 and M7 because M4 must carry the sum of the currents through M6 or M7.

### 2.6.2 Operational Transconductance Amplifier (OTA)

This OTA is adapted from a design found in [3]. An OTA is basically an operational amplifier without an output driver. OTA's are capable of driving small capacitive loads. This makes the OTA well suited for pipeline applications. This design incorporates fully differential inputs, outputs and a folded cascode bias circuitry with common mode feedback. This OTA can be divided into three parts: the bias circuit, the amplifier circuit and the common mode feedback circuit. Each section is explained individually.

OTA Bias Circuit Referring to Figure 2.19, the Bias current is initially created using a simple current source. This current source is implemented using the series combination of R 0 and M 2 found in [3]. The value of R 0 is given by equation 2.7. Where $V_{d d}=5 V, V_{G S}=V_{t h}+0.2=1 V, V_{S S}=0$ and
$I_{D}=10 \mu A$. Note $V_{G S}$ is set 200 mV above the threshold voltage to ensure that M 2 remains in the saturation region.

$$
\begin{equation*}
R 0=\frac{V_{d d}-V_{G S}-V_{S S}}{I_{D}} \tag{2.7}
\end{equation*}
$$

The dimensions of M2 are determined using equation 2.8. Where $K_{P}=$ $58 \mu A / V^{2}, I_{D}=10 \mu A, V_{G S}=1 V, V_{\text {th }}=0.8 V$ and $L=1.8 \mu m$. (Note: L is set to $1.8 \mu \mathrm{~m}$ because this is optimum width for minimum channel width modulation as demonstrated in ECE547 lecture.) Solving for W gives $7.76 \mu \mathrm{~m}$. With 0.15 grid restriction sets $W=7.8 \mu \mathrm{~m}$.

$$
\begin{equation*}
I_{D}=\frac{K_{p} W}{2 L}\left(V_{G S}-V_{T H}\right)^{2} \tag{2.8}
\end{equation*}
$$

This current is mirrored to M49 which sets PMOS bias currents through M48 and M66. The gate voltage on M48 sets Vbias1. This voltage is used to bias the PMOS transistors used in the amplifier circuitry.

To increase the output resistance of the current source a folded cascode arrangement is required. This simply means the PMOS transistors M62 and M65 are folded down and changed to NMOS transistors M33 and M42. Refer to [3] for a complete description of this circuitry. The Vbias2 voltage is used to set the upper folded cascode NMOS bias voltages in the amplifier section as well as the common mode feedback section. The Vbias3 voltage sets the lower folded cascode NMOS bias voltages on the same sections.

Amplifier Circuitry The speed of the pipeline converter is limited by the time required to move charge onto or off the $1 p F$ sample and hold capacitors. The capacitor voltage must be settled to 0.1 percent within $1 / 4$ of a clock period. With a 5 MHz clock the capacitor voltage must settle within 50 ns . For a worse case scenario of $1 V$ across the capacitors a constant current of $10 \mu A$ is required for the entire time period. Since capacitor current is an exponential decaying function the bias current was increased until simulations indicated this settling time was achieved. The increase in bias current is accomplished by increasing the width of M60, M59, M58, M51, M52 and M53 in figure 2.20 by a factor of 10. Circuit simulations indicated approximately $85 \mu A$ of bias current flows through each of these transistors.

To explain the operation of the amplifier section, Figure 2.20, start with the system in static equilibrium. Therefore the differential input voltage is zero. Under this situation the current that flows through M51 is split evenly through the differential pair M67 and M68. The drains of the differential pair is connected to the output node branch circuits containing M52 and M53. The current through M52 $\approx$ the current through M53 $\approx$ the current through M51. Therefore transistors M10 and M70 must be sized to supply the $85 \mu A$ through M52 or M53 plus the $42.5 \mu \mathrm{~A}$ through M67 or M68. With this static equilibrium no current flows through terminals $V o+$ or $V o-$.

Now let Vin+ increase slightly while Vin- decreases slightly. This upsets the bias current equilibrium. The current through M51 remains a constant $85 \mu \mathrm{~A}$


Figure 2.19: Schematic of the OTA Bias Circuit
but more current flows through M67 and less through M68. This will upset the current bias through the two output branches causing current flow in from $V o-$ and current to flow out of $V o+$. This action will source or sink current from the capacitive loads connected to these output terminals.

Simulations on the original circuitry indicated a unacceptable transient response with 300 mV of input offset. Increasing the size of transistors M67 and M68 to the size shown in figure 2.20, eliminated the input offset. The transient response improved by increasing the size of M10 and M70. Output offset voltage was adjusted by increasing the size of M52, M53, M58 and M59. See section 3.2.1 for simulation results.

Common Mode Feedback Circuit This common mode feedback circuit is adapted from a design found in [3]. This circuit amplifies the differences between the OTA's outputs $\frac{(V o+)-(V o-)}{2}$ and the common mode voltage $(2.5 \mathrm{~V})$. This circuits operates in a manner similar to how feedback keeps the input differential pair of an op-amp at acx ground potential.

To understand the operation of the circuit, refer to Figure 2.21 and start with the voltages $C M F B_{+i n}$ and $C M F B_{-i n}$ equal to VCM. Note that the inputs to this circuit is the output of the OTA amplifier, see Figure 2.20. The current through M54 splits evenly between M71 and M72 while the currents through M55 splits evenly between M75 and M76. This sets the current through M73 equal to M54 and M55. The current through M73 sets the voltage $V_{S G}$ of M73.


Figure 2.20: Schematic of the OTA Amplifier Circuit

This voltage is fed back to the OTA amplifier and is mirrored to transistors M10 and M70 in Figure 2.20. M10 and M70 supply the needed current to the OTA amplifier under this situation thus the CMFB circuit has no effect.

When the output voltage, $V o+$ and $V o-$ of the OTA increase above VCM the static equilibrium is upset. This voltage increase is sensed by the gate of M71 through $C M F B_{+i n}$ and M76 through $C M F B_{-i n}$. This causes more current to flow through M71, M76 and less current through M72, M75. The latter decreases the current through M73. The $V_{S G}$ of M73 is decreased. This decrease is fed back to M10 and M70 of the OTA amplifier and causes a corresponding decreases in their currents. Since the current through M52 and M53 in Figure 2.20 is constant, current must flow off the capacitive loads and the result is a decrease in the average output voltage. The net results of this feedback action is the output of the OTA is held equally above and below VCM. A similar argument is valid if the OTA output voltage is reduced below VCM.

This amplifier circuit prevents any offset voltage, developed by mismatches in the OTA circuitry, from propagating through the pipeline circuitry. Thus any error associated with offsets is eliminated.

### 2.7 Miscellaneous Components

This section describes miscellaneous components that are not described in other sections. These components were added on available silicon after layout of the converter. The components will be used in chip characterization. Some probe


Figure 2.21: Schematic of the OTA Common Mode Feedback Circuit
pads were added as well as pipeline component blocks.

### 2.7.1 Probe Test Components

This idea is adapted from [7]. Three, different size, NMOS and PMOS devices are available for individual transistor characterization. A minimum size inverter, from the main design, is also available. Figure 2.22 shows the configuration of this test schematic. All the pads shown in the figure are probe pads with glass openings to allow probing.

### 2.7.2 Additional Test Components

Additional silicon area is filled with component blocks from a single stage in the pipeline. An individual differential comparator and a single gainstage are bonded so all inputs and outputs are available at external pins. A separate clock is used to drive these two additional components thus no additional capacitive load is added to the main clock. The schematics for this block are included in the appendix.

### 2.7.3 Output Buffers

The digital output pins of the converter are buffered to drive a 20 pF load. This load represents the capacitance of an oscilloscope probe and package capacitiance. The buffer is constructed using 4 stages of inverters with increasing


Figure 2.22: Schematic of test circuit with probe pads.
sizes. The final design is shown in Figure 2.23. The inverter sizing is provided in the schematic. The design was adapted from [3] and [8].

### 2.7.4 Analog Buffers

An analog buffer is added in order to test the individual gainstage test circuit. The buffer is a basic op-amp configured as a voltage follower. The design of this buffer was directly imported from [7]. The schematics of the buffer are included in the appendix.


Figure 2.23: Output driver schematic.

## Chapter 3

## Macros and Simulations

Chapter 2 described the smaller building blocks in the pipeline converter. In this chapter, the organization of larger macros are discussed. A summary of the macros include, pipeline Even and Odd stages, 2-phase Non-overlapping clock and shift register/correction logic combination. Simulation results follow the macro descriptions. Before a stage is discussed, it is necessary to understand how the clock circuit works and the timing of $\phi_{1}, \phi_{1}^{\prime}, \phi_{2}$ and $\phi_{2}^{\prime}$.

### 3.1 2-Phase Non-Overlapping Clock

This design of a pipeline converter required the use of a 2-phase non-overlapping clock. The basic idea is to have a $180^{\circ}$ phase shift between the two clocks. Since a digital word is available for output every clock cycle, after the initial inherent delay, and alternate stages are clocked by alternate clock phases, the components in a stage must settle within $\frac{1}{2}$ the period of the main clock. For example: If the main clock is running at 5 MHz , then the longest time for any component to settle would be $\frac{200}{2}=100 \mathrm{~ns}$. Clocks, $\phi_{1}$ and $\phi_{2}$ have an identical partner but with a duty cycle $\leq 50 \%$ and are referred to as $\phi_{1}^{\prime}$ and $\phi_{2}^{\prime}$. The primary function of the identical partners are to facilitate bottom plate switching described in 2.6.1. The design for the clock was adapted from [1]. There are 2 timing requirements for this clock. They are $t_{\text {lag }}$, the lag time and $t_{\text {nov }}$, the non-overlap time. $t_{\text {lag }}$ is the $\Delta t$ between the falling edge of $\phi_{1}^{\prime}$ and $\phi_{1}$, this is the same value for $\phi_{2}$. $t_{\text {nov }}$ is the $\Delta t$ between the falling edge of $\phi_{1}$ and rising edge of $\phi_{2}$. Figure 3.1 illustrates $t_{l a g}$ and $t_{\text {nov }}$ for the clock.

### 3.1.1 Clock Design

As mentioned in the previous section, the clock design was adapted from [1] but it was resized to meet the timing requirements of this converter. An important aspect to keep in mind is the clock must drive all the gate capacitances of the


Figure 3.1: 2-Phase Non-Overlapping Clock Timing.


Figure 3.2: Clock Schematic.
switches. This is an important factor when designing the clock's output buffers. Figure 3.2 shows the entire schematic of the clock.

Each component in figure 3.2 are sized differently. Initially all the gate lengths were set at $1.8 \mu \mathrm{~m}$ but in order to decrease the propagation delay, some of the blocks were modified to $0.6 \mu \mathrm{~m}$. The following paragraphs provide a brief overview of each component and their corresponding sizes.

INV is used in many different blocks in the pipeline design. It is a minimum sized inverter. The $\frac{W}{L}$ ratio for the devices are, $P M O S=\frac{3}{0.6}$ and $N M O S=\frac{1.5}{0.6}$. This is the minimum size gate length.

INV_SLOW is made up of 3 inverters in series. The function is to increase the signal time delay for greater $t_{\text {nov }}$. Each inverter inside the block are identical to the INV component. All gate lengths are $0.6 \mu \mathrm{~m}$.

2IN_NAND is a two input NAND gate. All the 2IN_NANDs have minimum gate lengths of $0.6 \mu \mathrm{~m}$. The internal circuit of a NAND gate can be found in [3].

INV_SLOW2 are larger inverters used to increase the propagation delay
through the component. Values for $\frac{W}{L}$ are, $P M O S=\frac{9}{2.4}$ and $N M O S=\frac{3}{2.4}$. The larger gate length increases the switching time of the transistor and thus increases the delay of the inverter.

INV_SLOW3 is also an inverter with larger $\frac{W}{L}$ ratios but with gate lengths, $\mathrm{L}=1.8 \mu \mathrm{~m}$. These transistors have a gate length 3 times minimum feature size of $0.6 \mu \mathrm{~m}$. This inverter has $\frac{W}{L}$ ratios of, $P M O S=\frac{9}{1.8}$ and $N M O S=\frac{2.7}{1.8}$.

BUFF is a combination of two inverters to buffer the signal and provide the necessary time delay. The two inverters in this component have different $\frac{W}{L}$ ratios. The first inverter has $\frac{W}{L}$ ratios $P M O S=\frac{9}{0.6}$ and $N M O S=\frac{6}{0.6}$. This is followed by the second inverter with $\frac{W}{L}$ ratios $P M O S=\frac{36}{0.6}$ and $N M O S=\frac{24}{0.6}$.

BUFF_1 and BUFF_2 are inverters used to buffer the output signals of the clock. BUFF_1 has $\frac{W}{L}$ ratios $P M O S=\frac{18}{1.8}$ and $N M O S=\frac{5.94}{1.8}$. BUFF_2 has $\frac{W}{L}$ ratios $P M O S=\frac{36}{1.8}$ and $N M O S=\frac{23.94}{1.8}$. All clock outputs are buffered to increase the drive capability. Initially the clock was buffered to drive approximately 70 transistor gates. However during the design, the mix of PMOS and NMOS switches were completely replaced with pure NMOS switches. This change loaded each clock by two times the number of gates because the NMOS transistors are driven with the positive clock phase. Thus 2 external inverters (BUFF_3 and BUFF_4) were added. These external buffers compensate for the increased number of gates as well parasitic capacitance due to physical design characteristics.

BUFF_3 has $\frac{W}{L}$ ratios of $P M O S=\frac{36}{0.6}$ and $N M O S=\frac{24}{1.8}$ and BUFF_4 has $\frac{W}{L}$ ratios of $P M O S=\frac{144}{0.6}$ and $N M O S=\frac{96}{0.6}$. Combined with the buffers this clock is capable of driving approximately $1.5 p F$ loads in each $\phi$.

### 3.1.2 Clock Simulation

The clock was simulated with an external clock period of 200 ns and amplitude of 2 V centered around 2.5 V common-mode, see Figures 3.3 and 3.4. The values for $t_{l a g}$ and $t_{n o v}$ are displayed in the figure. Note: These timing values were adapted from [1]. The non-overlap period is used in circuits where capacitors must settle and hold their voltage value. The $t_{\text {nov }}$ ensures that the input isn't shorted to the output at any instant. The $t_{l a g}$ values must be long enough for the switches at the bottom plate of the capacitors to completely turn off before the top plate is turned off. The timing values were greatly increased because it is only an issue when the main clock speed is much higher than 5 MHz . In the simulation results, shown in Figures 3.3 and 3.4, a $1.5 p F$ load was connected to each output. Refer to [1] for a detailed description of component functions.

### 3.2 Timing of Stages

All the necessary single stage building blocks are discussed in chapter 2. The next step is to construct a single stage and consider the timing of each stage. There are three types of stages. Stages $2 / 4 / 6 / 8$ are termed even stages and


Figure 3.3: Plot of Clock Simulation $-t_{\text {lag }}$.


Figure 3.4: Plot of Clock Simulation - $t_{\text {nov }}$.
stages $1 / 3 / 5 / 7$ are termed odd stages. The circuitry is identical. The only difference is $\phi_{1}$ and $\phi_{2}$ are swapped. The third type is the last stage and differs from the other main stages. Each repeated stage contains a gainstage, 2 differential comparators (sub-ADC) and a sub-DAC. The last stage contains 3 differential comparators and a modified logic block to provide digital outputs. Note that the last stage does not require a gainstage.

### 3.2.1 Odd/Even Stage

The following stage description is based on an Odd Stage. An Odd Stage works on two clock phases. At the end of the second phase, the residue from the gainstage is ready to be passed onto the next stage. The next stage is sampling its input during this second clock phase.

The odd stage performs the following functions. During $\phi_{1}$ and $\phi_{1}^{\prime}$, the subADC is sampling $V_{r e f}^{+}$and $V_{r e f}^{-}$across the sub-ADC capacitors. This occurs before the input signal is switched into the sub-ADC. The differential comparators in the sub-ADC are switched at the same time but $V_{r e f}^{+}$and $V_{r e f}^{-}$are swapped in the second comparator. During this same clock phase, input signal to the stage is sampled across the the gainstage $\mathrm{S} / \mathrm{H}$ capacitors. During this clock phase, the output pins and input pins of the OTA and comparators are tied to $V_{c m}$.

During $\phi_{2}$ and $\phi_{2}^{\prime}$, the sub-ADC will output results from the comparison to the sub-DAC. At this clock phase the sub-DAC is active and calculates the corresponding digital and analog outputs. The digital output is sent to the shift register and added into the register. The analog outputs are routed into the gainstage as $V_{d a c 1}$ and $V_{d a c 2}$. In the gainstage, $V_{d a c 1}$ and $V_{d a c 2}$ are forced onto the integrating capacitor network across the OTA to provide the next stage with an input. In this next Even Stage, the capacitors are in a $\mathrm{S} / \mathrm{H}$ mode to receive the residue from the Odd Stage.

As the clock phases transition, one can see how a sample will propagate through the pipeline. The shift register is timed with the clock phases in each stage so that the correct sample is sent through the register.

OTA Simulations The test circuit used to determine the frequency response of the OTA is seen in Figure 3.5. The $100 \mathrm{M} \Omega$ resistors provide a DC path to ensure simulation convergence.

Figure 3.6 shows the open loop frequency response. The marker indicates 0 dB gain at a frequency of 311 MHz .

Figure 3.7 indicates the phase response of the OTA. The marker indicates the phase margin at the cross over frequency. The phase margin is approximately 13 degrees.

The test circuit used to determine the transient response of a gainstage is shown in 3.8. This circuit simulates the actual bottom plate capacitor switching conditions. The initial conditions are set for a worst case scenario, the output must change one full volt. The clock frequency is 5 MHz . The schematic for the block labeled Gainstage_NMOS can be found in section 2.6.1, Figure 2.18.


Figure 3.5: OTA Open Loop Test Circuit

The transient response is seen in Figure 3.9. The transient response starts at approximately 104 ns . At this point all capacitors are connected as normal input and feedback capacitors. The response shows the full differential OTA output transient voltage driving a $1 p F$ load. This is the capacitance of the next stage input. Markers A and B indicate that the output has settled to within $0.5 \%$ after 60 ns or $\frac{2}{6}$ of a cycle. Notice that the common mode has a 130 mV offset. This is not a problem because the offset is constant for all stages.

Entire pipeline results are discussed in the following sections.

### 3.2.2 Last Stage

The last stage is different from all other stages in construction and also in timing. The last stage is switched with two clock phases. According to this design, the last stage will charge the capacitors with $V_{r e f}^{+}$and $V_{\text {ref }}^{-}$during $\phi_{1}$ and $\phi_{1}^{\prime}$. During $\phi_{2}$, the outputs from each differential comparator is switched through logic circuitry to provide the digital output for this stage.

### 3.2.3 Shift Register and Correction Logic

The outputs of each stage are coordinated with each sample by the shift register. When stage 9 outputs data during $\phi_{2}$, all the digital outputs corresponding to that particular input sample will be sent to the Correction Logic block. Since the logic in the correction circuitry is fairly fast, outputs from the data converter (10bits) will be available externally to the user during $\phi_{2}$ and is held for the


Figure 3.6: OTA Open Loop Frequency Response


Figure 3.7: OTA Open Loop Phase Response


Figure 3.8: Gain Stage Test Circuit


Figure 3.9: Gain Stage Test Circuit
entire clock period of 200 ns . The subsequent output will be available during the following $\phi_{2}$. The data should be taken at the falling edge of $\phi_{2}$. This is the mid-point of the clock cycle thus the data has ample settling time (free from switching spikes etc.).

### 3.3 Pipeline Simulation

There are many methods of simulation that track different characteristics in a data converter. For this report, the main test looks at some errors associated with the sampling of the input signal and a brief look at different test setups. Temperature variance tests will be discussed in later chapters.

There are many smaller scale tests used to determine if each block inside a stage is working. However the most important test is conducted on the entire pipeline. After determining each block works as designed, the entire pipeline is assembled and tested. The content of an entire pipeline is shown in the appendix. All simulations are carried out using the Cadence simulation tool Spectre. Data collected with Cadence is imported into MATLAB for processing. Time and data volume constraints limited the number of data points. Most tests on a top level schematic take approximately 5 hours to run. All tests have approximately 123 kilo-samples of data points but only 64 'real' output samples from data converter.

### 3.3.1 High Test Frequency (bin 63)

The converter is tested using a test frequency of 4.921 MHz . This frequency is chosen because it was in bin 63 out of 64 samples. All the data presented in this section will only contain 64 samples. A test frequency close to the sampling rate of 5 MHz , yields the fastest changing signal at the input of the converter. This test signal changes nearly as fast as the sample rate thus it tests the $\mathrm{S} / \mathrm{H}$ accuracy. The results also provide information on where problems exists in the converter. Since the test frequency is almost twice the Nyquist frequency, the quantized output of the converter will be an aliased version of the input signal. A sample set of 64 would be able to reproduce an entire period of the aliased signal. Test conditions are: VIN1 $=$ Sinusoid $(\mathrm{A}=0.5 \mathrm{~V}$, $\mathrm{f}=4.921 \mathrm{MHz}$, offset $=2.5 \mathrm{~V}$ ), VIN2=VIN1 with a $180^{\circ}$ phase shift, $\mathrm{VCM}=2.5 \mathrm{~V}$, $\mathrm{CLK}=5 \mathrm{MHz}, \mathrm{VDD}=5 \mathrm{~V}, \mathrm{~T}=27^{\circ}$ ). This test was run for $14.4 \mu s$ to provide 64 samples with the initial 6 clock cycle delay included. Figures 3.10 thru 3.13 show some of the results from this test. Figure 3.12 includes the spurious free dynamic range $(S F D R)$, effective number of bits $(E N O B)$ and signal to noise ratio with distortion $(S F D R)$ values for this test.

### 3.3.2 Nyquist Test Frequency (bin 31)

This test is designed to provide the maximum switching throughout the pipeline. Each sample is the opposite polarity from the previous sample. In the bin 63


Figure 3.10: Clock Timing for Top Level Schematic Simulation.


Figure 3.11: Aliased Output Waveform.


Figure 3.12: Error and Performance for Top Level Schematic Simulation.


Figure 3.13: Supply Current for Top Level Schematic Simulation.


Figure 3.14: Aliased Output Waveform for Test Frequency in Bin 31.
test, the signal was fast but each sample was separated by a very small voltage difference. In this test the maximum swing between two input samples is 1 V . The converter performed well when tested under these conditions. Figures 3.14 and 3.15 show the performance at this test frequency. Note: For a test frequency below the Nyquist rate, ENOB and SFDR values are significantly improved over the Bin 63 test.

### 3.3.3 Test Frequency (bin 93) and High Sample Rate (7MHz)

These are two independent tests. The first test keeps the sample rate at 5 MHz but increases the test frequency to bin 93 . In the second test, the sample rate is increased to 7 MHz . Both tests are used to determine converter speed and accuracy. The outcome is inconclusive. However decreasing the settling times of the OTA and comparators may help the sample rate.

S/H switching schemes may also be limiting the speed and accuracy. There seems to be non-linearity associated with input sampling location. The S/H must sample the input at constant intervals to ensure the difference between the sampled input and the actual input is minimized. This switching problem is dominated by the first stage. Subsequent stages do not require sampling at a particular location because the signal is constant. The test plots are not shown here but the bin 93 test seems promising as the SFDR value is close to 55 dB . However when the sample rate was increased to 7 MHz , the converter had


Figure 3.15: Error and Performance for Test Frequency in Bin 31.
increased error between the sampled values and the real values. These characteristics will be investigated further in ECE 548 (Test and Characterization).

### 3.3.4 Discussion of Simulation Results

These tests are performed at room temperature $\left(27^{\circ} C\right)$. The circuit behaves closely to the design goals. The ENOB is expected at approximately 9.5 bits but simulation results predict 8.9 bits. The simulation SFDR values also correlate closely with the expected values. The performance is expected to decrease with temperature variation and after parasitic extraction of the physical design. These variations are further discussed in a later chapter.

## Chapter 4

## Physical Design

### 4.1 Floor Planning

This section describes high level floor planning considerations in the pipeline Layout. All physical layouts can be viewed in the appendix.

### 4.1.1 Padset

The Tanner padset is provided from MOSIS Pad Library. The padset is mAMI05PMOSIS AMI $0.5 \mu \mathrm{~m}$ Hi-ESD. See appendix for the padset layout artwork.

Pin Assignments Considerations Pins connected to $V_{i n}^{+}, V_{i n}^{-}, V_{r e f}^{+}$, $V_{r e f}^{-}, V_{c m}$ and CLK are coordinated with an ADC sigma delta design group to facilitate chip characterization. This coordination allows use of the same test fixture. Furthermore, input signals are led through the lowest impedance pins to reduce any signal degradation on route to chip.

Digital outputs are routed from the correction logic circuit to adjacent pins $30 \rightarrow 39$ to ensure no traces crisscross.

Power supply and ground pins are determined by padset design. These are the highest capacitance pins provided. The outer distribution ring is $V_{d d}$ with the inner ring reserved for gnd. These rings are completely continuous around the chip. These are common to both digital and analog components.

All other pins are non-critical and were chosen for ease of connection as layout progressed.

Additional Buffers Individual pad circuitry is modified to allow implementation of a buffer circuit. This buffer increases the output drive capability. All digital outputs pads are modified, including interstage outputs. Also clock test circuit outputs, OTA test circuit outputs and comparator test circuit outputs are buffered. The physical layout of the buffer was generously donated by the sigma delta design team. Thank you Ron and Scott.

### 4.1.2 Stage Planning Considerations

Refer to appendix B for layout artwork. Because there are 8 repeated stages and individual stages are large, much time and consideration was devoted to stage layout. A good aspect ratio for the stage is a prime consideration. The sampling capacitors are large and are laid out first. The height of the capacitors constrained the height of the OTA which resides to the right of the capacitors. Individual switching transistors are easily placed in-between these two devices. The width of these two devices constrained the width of the sub-ADC, subDAC and associated capacitors combined. These devices reside on top of the previous devices. This concludes the circuitry needed for an even or odd stage. The overall height/width dimensions for a single stage are $291 \mu \mathrm{~m}$ by $176 \mu \mathrm{~m}$ respectively. This allowed four stages to be placed across chip with ample room for bussing and interconnects.

### 4.1.3 Signal Flow

Because the signal flows between stages every clock cycle, it is desirable to keep this critical path as short as possible and equal between all stages. The first stage is located in the upper left corner of the chip. Signal enters this odd stage block on the left and the residue exits on the right. The next stage is even and is located horizontally to the right. Signal enters and exits in the same manner. This is repeated horizontally for two more stages. The $5^{t h}$ stage is placed directly beneath the fourth stage and rotated $180^{\circ}$. Signal now enters the stage from right and the residue exits on the left. The signal trace between the $4^{t h}$ and $5^{t h}$ stages is widened to compensate for the increase in distance. Stages 6 through 8 are placed horizontally right to left from the $5^{t h}$ stage. The last stage is placed directly below the $7^{\text {th }}$ stage. This is required to facilitate bus connection to the last stage. The longest paths between stages are from input pad to the $1^{s t}$ stage and $8^{t h}$ stage to the last stage.

### 4.1.4 Shift Register and Correction Logic

Consideration to the inputs and outputs of these blocks ensured a minimum number of crisscross signals. Minimum crisscross lines saves time running interconnects and minimizes the resistance of a trace.

### 4.1.5 Bussing

Because even stages and odd stages are clocked simultaneously, it is important that the bus be distributed symmetrically. The pipeline may be affected by the bus delivery speed. Figure 4.1 graphically shows the bus distribution on chip. Naturally bus lines are made wider to reduce the total resistance.


Figure 4.1: Block Diagram of Bus Layout

### 4.1.6 Metal layers

All lower level cell routing are restricted to metal 1 and metal 2. This is consistent throughout the chip with the exception of two short traces in the differential comparator block and correction logic. This facilitated connections to the bus from individual blocks and allowed for easy block interconnects.

### 4.1.7 Power and Ground

Although there is no external division between digital and analog power or grounds, an effort was made to isolate theses nodes on chip. Wherever practical, individual blocks, either analog or digital, are powered directly from the distribution rings. Where space considerations constrained this the trace supplying multiple components are made as wide as possible. All individual blocks are surrounded by a guard ring held at ground potential.

### 4.2 Description of Components

This section describes the individual macros needed to layout the pipeline converter and any special considerations pertaining to macro layout.

### 4.2.1 Sample and Hold Capacitors

Accuracy of the converter is greatly affected by the matching of the OTA input and feedback capacitors [1]. To reduce capacitor mismatch, due to process variations, the caps are placed on a common centroid [3]. Individual capacitors are designed using multiple contacts and fingering to reduce series resistances [3].

### 4.2.2 Gainstage

The gainstage is comprised of $\mathrm{S} / \mathrm{H}$ capacitors, OTA and associated switching transistors. As mentioned in the previous section, the gainstage is physically designed so the height matches the height of the capacitor layout. OTA input differential pair is placed as close as possible to input capacitors. The differential pair is divided and placed on a common centroid approach to reduce process variation mismatch [3]. The entire OTA is surrounded by a ground guard ring to reduce signal coupling.

### 4.2.3 Differential comparator

A single comparator is physically designed with capacitor block on left and logic circuits to the right. Essential bussing is placed between these two components and left open on the bottom. This approach allows a copy and vertical mirror operation, with bus overlay, to complete a full differential comparator. The width of the device is made less than the width of the gainstage. One metal

3 trace is required on a single comparator. This constrained the higher level bus connections. A space on the right and center of the chip is left open for insertion of the sub_DAC.

### 4.2.4 Sub_DAC

The sub_DAC is small and required no special design considerations.

### 4.2.5 Even Stage and Odd Stage

These stages are constructed from a gainstage, sub_DAC and a differential comparator. See section 4.1.2 for component placement and aspect ratio considerations. Schematically these stages only differ by their clock control. See chapter 2 for details. Physically, in even and odd stages, internal components are placed identically. The difference is in the bus placement. Odd stage has the bus placed on the right while the even stage has the bus placed on the left. All bus interconnects are made at this level. When stages are placed on chip the busses are simply overlaid as odd then even stages progressed in the direction of signal flow. The interstage bussing was completed by placing the horizontal bus lines with appropriate connections.

### 4.2.6 Clock

The clock was one of the first layouts accomplished. The aspect ratio is somewhat serendipitous. The rectangular shaped allowed clock placement in between the $6^{t h}$ and $7^{t h}$ stages with minimal adjustment to previously placed circuitry. When clock buffers were needed the buffers nicely fit between the clock and the bus. No other special considerations are needed for clock physical design.

### 4.2.7 Shift Register and Correction logic

The shape of the shift register is triangular. This defaults from the fact that the $1^{\text {st }}$ stage digital outputs are shifted for a maximum number of clock cycles while the $8^{t h}$ stage is shifted for a minimum number.

The correction logic is built from repetitive carry bit and XOR blocks. The blocks are placed on a diagonal so that the entire correction logic circuit can be placed and connected to the shift register in one operation. Naturally, care is taken to ensure proper interconnection when instantiated. The inputs and outputs are coordinated to minimize crisscross connections.

## Chapter 5

## Design Verification

## 5.1 introduction

Verification of the physical design is accomplished with two software checks. The first check is a design rule check (DRC). This verifies that the layout does not violate any manufacturing process rules. The next check is a layout versus schematic (LVS). This verifies that the physical layout and the schematic match with respect to the number of nodes and types of components connected to the nodes.

Circuit performance is verified, with parasitic capacitance inclusion, by performing a parasitic extraction. This tool will include some parasitic capacitances and incorporate them into the schematic. Normal simulations are then performed.

### 5.2 Design Rule Verification

Design rule checks are run on all levels of the hierarchal structure for ease of error correction. The final check is run on the highest hierarchal level before tape out. If the design passes at this level then the layout can be accurately manufactured. This design is DRC clean, verified by the Cadence printout shown in figure 5.1.

### 5.3 Layout vs. Schematic

LVS checking verifies that the schematic is accurately represented by the physical design. LVS checks are completed on all level of hierarchy for ease of trouble shooting. The highest level of hierarchy must pass LVS before chip can be taped out. This design passes LVS. Figures 5.2 thru 5.4 show the LVS output file from Cadence.


Figure 5.1: DRC Verification.


Figure 5.2: Netlist Summary.


Figure 5.3: Terminal Correspondence.


Figure 5.4: Net-Lists MATCH.

### 5.4 Extracted vs. Simulation

Circuit performance can be greatly effected by physical design. It is required to ensure that the circuit performs to design specifications with parasitics added. An extraction and simulation allows layout performance to be compared to ideal simulations. The test used has the same conditions as the High Test Frequency (bin 63) simulations described in chapter 3. Figures 5.5 and 5.6 show the results from High Test Frequency.

Comparing the new results with the 'ideal' schematic simulation results, shows a $5.6 \%$ decrease in the SFDR value. The ENOB and SNRD values are reduced by $5.6 \%$ and $5.4 \%$ respectively.

### 5.5 Temperature Variation

Due to time constraints, minimal data points are available to show change in performance due to temperature variation. Cadence simulation carried out by Spectre models the entire test system at different temperatures. This data is useful during test and characterization of the chip. This data will also provide correlation data for ECE548.

The temperature tests are carried out at 5 different temperatures ranging from $0^{\circ} C$ to $75^{\circ} C$. Each plot is fitted with a best fit least squares estimate to show a general trend on circuit performance. Refer to figures 5.7 thru 5.9 for the final values of this test. These tests do not include temperature coefficients for the resistors in the circuit.


Figure 5.5: Error and Performance for Fully Extracted Schematic.


Figure 5.6: Supply Current and Average Power for Fully Extracted Schematic .


Figure 5.7: SFDR and SNRD vs. Temperature.


Figure 5.8: ENOB vs. Temperature.


Figure 5.9: Average Power vs. Temperature.

## Chapter 6

## Test and Characterization

### 6.1 Characterization

### 6.1.1 Static DC Power

The objective of this test is to verify that the quiescent current remains within normal limits as supply voltage is increased.

NOTE: All other pins left floating.
Results: Referring to 6.1 the static current remained within acceptable limits indicating no gross failure mechanisms.

### 6.1.2 Current Drain with Clock Input

The objective of this test is to measure the current drain with 5 MHz clock input. The current drain is 18.83 mA .

Comparison of Results: Simulation predicted a 15 mA current draw 1.1 under these conditions. The difference in the measured and the simulated values can be explained by the difference in the 400k OTA biasing resistor. Refer to the following section for details. This biasing resistor is externally probed on pin 15. Test results indicate that the resistance value is 371.5 kOhms . This resistor sets the bias current for all stages. The decrease in this resistance value will cause an increase in the OTA biasing current. This increase in bias current affects all gain-stages.

| Device | Model | Connection | Setting |
| :---: | :---: | :---: | :---: |
| DC Power Supply | Agilent E3642A | 1,21 Vdd and 20,40 Gnd | $0-5.00$ Volts |
| Keithly | 2000 Multimeter | 1 | DC Ammeter |

Table 6.1: Static DC power Test


Figure 6.1: Quiescent Current Draw.

| Device | Model | Connection | Setting |
| :---: | :---: | :---: | :---: |
| DC Supply | Agilent E3642A | 15 through 100k resistor | 5Volts |
| Multimeter | Keithly 2000 | 1 | DC volts |

Table 6.2: Bias Resistor Test

| Device | Model | Connection | Setting |
| :---: | :---: | :---: | :---: |
| DC Supply | Agilent E3642A | $1,21,20,40$ | 5 V, GND |
| Func. Gen | Agilent 33120A | 29 | $5 \mathrm{MHz}, 1.5 \mathrm{~V}$ offset, 2Vpp |
| Scope | Yokogawa DL7100 | 27,28 | auto-scale |

Table 6.3: Non-Overlap Clock Test

### 6.2 Bias Resistor

The Objective of this test is to measure the value of the biasing resistor.
Test conditions: Connect a 100 k (99.06k actual) resistor between Vdd and pin 15. Vdd $=4.921 \mathrm{~V}$ V pin $15=3.885 \mathrm{~V}$.

From this simple voltage divider network calculate the value of the bias resistor. Bias resistor calculated to be 371.5 k Ohms.

Discussion of results: This value is within the $10 \%$ tolerance specification for this process.

### 6.3 Non-overlapping Clock

The objective of this test is to verify that the internal clock is non-overlapping at 5 MHz test frequency.

Discussion of results: Referring to 6.2 the the two phases do not overlap at this frequency.

### 6.4 Functionality and Performance Test

The converter was subjected to a number of performance tests to benchmark the actual performance of the converter. A 2-layer PCB test board was designed and fabricated to test the functionality of the converter. A key role of the test board is to provide differential input test signals from single source function generators. The test board also includes circuitry to transfer digital data to an ECL-TTL converter board, which is part of the data acquisition setup. The data coming off ECL-TTL board is collected by a Tektronix 9504 Fast Data Cache. Collected data is then processed using Matlab.


Figure 6.2: Non-overlapping Clock Waveforms.

| Device | Model | Connection | Amplitude |
| :---: | :---: | :---: | :---: |
| Func. Gen | HP8642A | Clock | 1.7 Vpp |
| Func. Gen | HP33120A | Input | 1.65 Vpp |

Table 6.4: Description of test equipment

### 6.4.1 Performance vs. Sampling Frequency

A test frequency of, $F_{t}=1 M H z$, was sampled with varying sample rates. For every sample rate, a new test frequency in the closest odd bin to 1 MHz was chosen. Table 6.4 lists the devices used to provide clock and test signals. Each set of data collected for the various sample rates were imported into Matlab and processed to calculate SNRD and ENOB values.

Figures 6.3 and 6.4 show the performance of the converter when the sampling rate, or clock rate, is stepped from 2 MHz to 10 MHz in approximately 1 MHz steps. Notice the performance starts to rapidly decrease after the 5 MHz point. The further deterioration of the performance could be due to a number of factors. As the sample rate is increased, the non-overlapping periods tend to become smaller. A smaller non-overlap period requires the individual components to settle at a faster rate. Since the components were designed to operate at 5 MHz , the initial circuit has to be characterized at a faster sample rate to analyze the decrease in performance.

### 6.4.2 Test Frequency at Bin 63

In order to correlate actual performance to simulated performance, a similar test signal in Bin 63 was chosen and tested. The sample rate was set to 5 MHZ and the test frequency came out to 4.921875 MHZ . Figure 6.5 shows the spectrum of the output for the specified test signal. The figure also lists SFDR, SNRD and ENOB values for the test frequency. SFDR values is improved from the simulation but the ENOB and SNRD values are a little lower. Figure 6.6 shows a modulo time plot of the converted signal. The plot overlays each sampled over one period to show how close each point is sampled. The data points seems to to correlate well between each other. All the points fall within one LSB of each point.

### 6.4.3 Test Frequency at Bin 31

Similar to the bin 63 test, a test frequency in bin 31 was used. Sample rate was kept at 5 MHz and the test frequency was set to 2.421875 MHZ . Figure 6.7 shows the spectrum of the converted signal. The performance is better than the bin 63 test. Bin 31 test signal is below the Nyquist frequency so a improvement in performance is expected. SFDR, SNRD and ENOB values correlate to the simulated results discussed in previous chapters. Figure 6.8 shows the modulo


Figure 6.3: SNRD Performance plotted vs Sampling Rate (Fs).


Figure 6.4: ENOB Performance plotted vs Sampling Rate (Fs).


Figure 6.5: Output spectrum for Test Frequency in Bin 63.


Figure 6.6: Modulo Time plot for Test Frequency in Bin 63.


Figure 6.7: Output spectrum for Test Frequency in Bin 31.
time plot for this test frequency. Sampled points seem to fall within one LSB of each point.


Figure 6.8: Modulo Time plot for Test Frequency in Bin 31.

## Chapter 7

## Conclusion

The previous chapters described the main aspects of this design project, including schematics, simulation and physical design. This chapter discusses future work and improvements for optimization. Acknowledgments and author biographies are included at the end of this chapter.

### 7.1 Future Work

There are more tests that need to be carried out to further understand the internal workings of each individual block inside the converter. In the previous chapter, no work was done to characterize the individual test structers. There are two main components that were bonded out, the differential comparator and OTA. The following sub-sections outline the basic concept of testing these devices and other general tests.

### 7.1.1 Differential Comparator Test

A single differential comparator with the C-3C capacitor ratio was individually bonded out to facilitate characterization. There is a test clock (TEST clk pin) that is used to clock the comparator. The inputs are shared with the OTA test inputs. A test cycling through all the available output states should be designed. Another key test is to characterize the speed of the differential comparator. This should provide more insight to see how the comparator behaves at higher sample rates.

### 7.1.2 OTA Test

The OTA was bonded out with the gainstage capacitors in place. This structure is also controlled by the test clock. The output of the OTA is connected through a voltage follower amplifier before going to the output pins. Conceptually, the voltage follower should provide a good approximation of tha analog output from the OTA/gainstage. The voltage readings may not be accurate but it should
provide a good insight to the behavior of the gainstage. Test to determine the transconductance (Iout vs. Vin) should give a good benchmark of the OTA perfomance.

### 7.1.3 Reference Voltage Sensitivity

Since all the reference voltages are generated off-chip, variations in these voltages should be characterized. The reference voltages are VREF +, VREF- and VCM. "Tweaking" of these voltages to compensate for process and physical design variations, could provide better perfomance. The reference voltages are buffered and controlled by voltage dividers on the PCB test board.

### 7.2 Improving Performance

To date it is believed that the OTA is the speed limiting circuit. The circuit is modified by increasing the bias current until a 5 MHz clock speed is reached. Time constraints stopped further development. Avenues that warrant investigation are adaptive biasing, addition of an output driver or a combination of the two. Adaptive biasing will reduce the quiescent current requirement. Using this scheme, the bias current is increased only when signal is applied to the OTA. The other area deserving investigation is adding an output stage. An OTA is essentially an op-amp without an output stage. Thus OTA's can only drive small capacitive loads. Adding an output stage should increase the capacitive drive capabilities. A combination of these two approaches may yield a suitable compromise.

Isolating digital/analog power and grounds may improve noise characteristics on the actual chip. Test results will determine if this is warranted.

The first two stages determine the overall accuracy of the converter [1]. Specifications on capacitance sizing and matching can be relaxed for following stages. This would allow reduction in OTA current draw as well as reduce the silicon requirement.

### 7.3 Improving Physical Design

Increased floor planning pertaining to power and ground at the macro level. Although we believe the layout is sufficient in this area, layout time can be reduced with more up front planning.

Other improvements in layout may become apparent during test and characterization.

### 7.4 Closing Remarks

This project was an excellent learning opportunity, intellectually challenging and a time consuming experience. A conservative estimate of 1200 hours was
committed to this project. This class is suitable for all ECE majors but is not recommended for the faint hearted.

### 7.5 Acknowledgments

The authors would like to thank their fellow classmates for help in using the various software packages namely Cadence and also for being there with words of encouragement during those long hours during the semester. They would like to recognize Dr. Hummels for proposing this extensively involved project, 10 Bit Pipeline A/D Converter. Dr. Kotecki's help and determination is also appreciated, as this class would not be possible without his leadership. Dr. Irons and Yiannis Papantonopoulus for helping Kannan understand the fundamentals of data converters through their teachings. Also Matt Graf, Alan Roberts and Dave Specht for introducing Rick to physical design concepts during a summer coop at IBM, Essex Junction.

### 7.6 Biography

Kannan Sockalingam born in Kuala Lumpur, Malaysia on October $15{ }^{\text {th }}$, 1978. He graduated high school from St. Johns Institution in Malaysia and came to the US in 1996 to pursue a bachelors degree. He received a BS in Electrical Engineering from the University of Maine in December of 2000. He is currently a Research Assistant, pursuing a masters degree in the Department of Electrical and Computer Engineering at the University of Maine, Orono. He worked on package level reliability issues and process characterizations at Fairchild Semiconductor. While at Texas Instruments, he did extensive A/D converter characterization tests and looked at wafer level tests for data converters. His work at Texas Instruments is the driving force behind his research in error compensation methods on Pipeline A/D Converters. (ksockali@eece.maine.edu)

Rick Thibodeau born in Rumford, Maine October $19^{t h}$, 1955. Graduate of Calhoon MEBA Engineering School in 1979. Rick sailed on US flag merchant vessels through 1991. He completed undergraduate work in electrical engineering at the University of Maine in 1991. He spent 8 years at Tibbetts Industries in Camden, Maine as an acoustic test engineer. Now employed as a lecturer in the School of Engineering Technology, EET department at the University of Maine he is pursuing a M.S. degree in electrical engineering. When not having a fun time wrestling with VLSI design he enjoys cycling, kayaking, carpentry and family. (richard.thibodeau@umit.maine.edu)

## Appendix A

## Circuits - Schematics



Figure A.1: Final Chip (External View).


Figure A.2: Full Pipeline Schematic.


Figure A.3: 2 Input NAND.


Figure A.4: 3 Input NAND.


Figure A.5: Supply voltage by-pass capacitors (1).


Figure A.6: Supply voltage by-pass capacitors (2).


Figure A.7: Carry Bit block schematic.


Figure A.8: Single clocked comparator.


Figure A.9: Correction Logic Schematic.


Figure A.10: Differential Comparator in the last stage.


Figure A.11: Differential Comparator.


Figure A.12: Even Stage block.


Figure A.13: Gainstage block.


Figure A.14: Last Stage sub-ADC.


Figure A.15: Last Stage block.


Figure A.16: Odd Stage block.


Figure A.17: Operational Transconductance Amplifier (OTA).


Figure A.18: Shift Register Block.


Figure A.19: Sub-DAC Block.


Figure A.20: Probe test circuitry.


Figure A.21: Bias voltage circuit.


Figure A.22: Voltage supply modelling circuit.


Figure A.23: Exclusive NOR.


Figure A.24: Exclusive OR.


Figure A.25: Analog buffer circuit.


Figure A.26: Common centroid capacitor array circuit.


Figure A.27: 2-Phase Non-Overlapping Clock.

## Appendix B

## Circuits - Physical Design

See separate file for color images

## Bibliography

[1] A. Abo, Design for reliability of low-voltage switched-capacitor circuits. PhD thesis, University of California, Berkeley, 1999.
[2] A. Abo, "A 1.5v 10-bit 20mhz cmos pipeline adc." Design Review, May 1997.
[3] H. W. L. R. Jacob Baker and D. E. Boyce, CMOS Circuit Design, Layout and Simulation. NY: IEEE Press on Microelectronic Systems, 1998.
[4] E.-i.-C. Wai-Kai Chen, The VLSI Handbook. LLC, 2000 Corporate Blvd. N.W., Boca Raton, Florida 33431: CRC Press, IEEE Press., 1999.
[5] D. A. Jones and K. Martin, Analog Integrated Circuit Design. NY: John Wiley \& Sons, Inc., 1997.
[6] C. R.H. Krambeck and H.S.Law, "High-speed compact circuits with cmos," IEEE J. of Solid-State Circuits, vol. 17, pp. 614-619, June 1982.
[7] R. Bryant and S. Saucier, "Design and layout of a programable bandpass iq delta-sigma modulator adc." Report, Dec. 2001.
[8] J. M. Rabaey, Digital Integrated Circuits. Upper Saddle River, NJ 07458: Prentice Hall., 1996.

