Remaining Topic

- Semiconductor Memory
 - Overall structure of DRAM and SRAM
 - Flash memory

1

Classifications

	Volatile	Speed	Density
SRAM	Yes	High	Moderate
DRAM	Yes	Moderate	High
ROM	No	High	Moderate
EPROM	No	Low	Low
Flash	No	Low	High
MRAM	No	High	Moderate
FeRAM	No	High	Moderate

"Ware-out" Issue

	Volatile	Speed	Density
SRAM	Yes	High	Moderate
DRAM	Yes	Moderate	High
ROM	No	High	Moderate
EPROM	No	Low	Low
Flash	No	Low	High
MRAM	No	High	Moderate
FeRAM	No	High	Moderate

12/7/20

Memory Classification


Stand Alone Memory

- DRAM, ROM, SRAM, FLASH, EPROM
- MRAM, FeRAM

Embedded Memory - SRAM for cache - DRAM


- ROM

4Gb DRAM



12/7/20

AMD Dual-Core Athlon




Memory Market


SIA Memory Market Summary




Historical Cost of Computer Memory and Storage



Memory Density






SRAM 6-T cell: 40-100 F² cell

DRAM 1-T, 1-C cell: 5-10 F² cell; most common 8F² cell

ECE445



Memory Circuits


Memory Core - typically stores 1-bit - can have multilevel cores)

Peripheral Circuits

- row and column decoders
- sense amplifiers
- column precharge circuits
- data buffers
- read/write (R/W) circuits


- ...

Typical Memory Organization



12

Row Decoder (n=2)



Cascade Decoder

An n-bit decoder $\rightarrow 2^n$ logic gates each with n inputs


For n=6 \rightarrow requires 64, 6–input NAND gates and 64 Inverters

To minimize delay caused by large series resistances \rightarrow cascade


- predecode stage
- final decode stage

Allows intermediate signals from the predecode stage to be reused by the final decoding stage


Alternative 6-input NAND



Reuse of Intermediate Signals



Sizing Using Logical Effort




Size the decoder assuming:


- normalized output load = 1
- fan-out = 4

Work backwards from the output to the input:

- Normalized output has a size =
- Inverter input capacitance =
- The Logical Effort of the 3-input NAND =
- Input capacitance of 3-input NAND =
- Branching effort at output of predecoder =
- Input capacitance of the inverter =
- The 2-input NAND has an input capacitance = $\frac{12}{7/20}$ ECE445




1T DRAM Cell




DRAM Trench Capacitor

Extendibility of Established Device Structures




DRAM - Dynamic Circuit



- Destructive Read requires rewrite after every read
- Leakage —> requires refresh cycle

DRAM Array Configuration



ECE445

Redundancy

Redundancy is always used on standalone DRAMs and frequently for embedded DRAMs.

Implemented via on chip fuses in which fuses are blown either by a laser pulse or by an electrical pulse during wafer test.

Normally a few rows and columns of redundancy are offered on a large DRAM embedded macro. Smaller macros require less redundancy (or no redundancy)

Redundancy can also be implemented to some extent in the logic part of the circuits. To implement a spare decoder, for example, switches can be used that shift all decoder connections by one to bypass the faulty decoder.

Memory Standards

Most memory standards are controlled by the **JEDEC** Solid State Technology Association (Once known as the Joint Electron Device Engineering Council). JEDEC is the semiconductor engineering standardization body of the Electronic Industries Alliance (EIA), a trade association that represents all areas of the electronics industry and was originally created in 1960 to cover the standardization of discrete semiconductor devices and later expanded in 1970 to include integrated circuits.

JEDEC does its work through its 48 committees/ subcommittees that are overseen by the **JEDEC** Board of Directors. Presently there are about 300 member companies in **JEDEC** including both manufacturers and users of semiconductor components and others allied the field. ECE445 24

DRAM Architecture


More than 10 Different Types of DRAM

Page Mode DRAM Fast Page Mode DRAM Extended Data Output DRAM Burst Extended Data Output DRAM Enhanced DRAM Synchronous DRAM PC100 Synchronous DRAM Enhanced Synchronous DRAM Double Data Rate DRAM Direct Rambus DRAM Synchronous Link DRAM

DRAM FPM DRAM EDO DRAM **BEDO DRAM** EDRAM **SDRAM** PC100 SDRAM **ESDRAM** DDR DRAM DRDRAM **SLDRAM**

• • • • •


SRAM (Static RAM) Cell




(a)

Basic SRAM Cell

Voltage Transfer Characteristics




6-T Configuration




Cell Design Considerations

- 1. Minimize Cell Area $\leftarrow \rightarrow$ Increase cell density
 - replace load resistors (M5 and M6) with transistors
 - utilize TFTs for M5 and M6
 - reduce wasted area
- 2. Minimize static power \rightarrow Increase Vt and sub-Vt slope
- 3. Differential bitlines \rightarrow improved noise immunity




SRAM Read Operation




- 1. Precharge b, \overline{b} to V_{DD} column pull-up R
- 2. Turn on wordline to select row
- 3. CBIT slowly discharges on either b or b
- 4. b and $\overline{b} \rightarrow$ sense amplifier

12/7/20

SRAM Write Operation





- 1. Force either b or \overline{b} low
- 2. Turn on appropriate word line
- 3. Node q or q is driven low causing the state to switch ECE445

12/7/20


Transistor Sizing Guidelines

- 1. During read: need to ensure stored value is not disturbed voltage can not drop below V_S
- 2. Make conductance of M1, M2 greater than M3, M4
- 3. Need to supply enough I_{CELL} to discharge C_{BIT} sufficiently in 20-30% of a clock cycle
- 4. Can estimate I_{CELL}


$$I_{CELL} = C_{BIT} \Delta V \ / \ \tau$$

5. During write: make conductance of M3, M4 greater than M5, M6


Cell Layout



Column Pull-up Circuitry




Write Driver Circuitry




12/7/20

ECE445


Basic Read Circuitry





12/7/20

Differential Voltage Sense Amp



Consists of:


- common source amp
- current mirror
- current biasing

Advantages:

- High Speed Operation
- Good noise immunity

- high CMRR

Detection of '0' and '1'




(a) Discharging output


12/7/20

Memory Architecture


Basic Memory Architecture



Partitioning - Divided Wordline



Partitioning – Divided Bitline




Applications

Read / Write Non-volatile Memory


- USB memory sticks
- Digital cameras
- MP3 players
- ...
- 10⁵ R/W operations
- 1T cell implementation of E²PROM
- Two architectures
 - NAND
 - NOR

Flash Memory


Dual-Gate Structure




Symbol




Schematic Representation




Capacitive Divider at Gate



To Turn The Device On




Device Operation



Device operation relies on the ability to store and remove charge from the floating gate \rightarrow namely node V_{G1}


Write Process

Write process relies on "Hot Carrier Injection" (HCL)




- Raise V_{G2} and $V_{DS} >> VDD$
- Avalanche breakdown of Drain/Substrate Junction
- Electrons are injected through the gate oxide onto the floating gate
- Self-terminating process because V_{G1} decreases as electrons are injected onto the floating gate


Assume C1 = C2 = CVDD = 5V, $V_T = 1V$




Assume C1 = C2 = CVDD = 5V, $V_T = 1V$




Assume C1 = C2 = CVDD = 5V, $V_T = 1V$




Assume C1 = C2 = CVDD = 5V, $V_T = 1V$



Assume C1 = C2 = CVDD = 5V, $V_T = 1V$






(c) After programming

Reduce gate voltage $V_{G2} = 0V$

Assume C1 = C2 = CVDD = 5V, $V_T = 1V$



$$C = V_2 = 0V$$


$$C = V_1 = -3V$$


$$C = 10V$$

(c) After programming

Reduce gate voltage $V_{G2} = 0V$

Assume C1 = C2 = CVDD = 5V, $V_T = 1V$







(c) After programming

Raise gate voltage $V_{G2} = VDD$

Assume C1 = C2 = CVDD = 5V, $V_T = 1V$







(c) After programming

Raise gate voltage $V_{G2} = VDD$ TRANSISTOR IS STILL OFF!! Have written a "1" ECE445

Assume C1 = C2 = CVDD = 5V, $V_T = 1V$






(c) After programming

Raise gate voltage $V_{G2} = VDD$ TRANSISTOR IS STILL OFF!! To turn the transistor on: $V_{G2} = 8V_{61}$


Different Methods to Erase



(b) Erase process --- UV light

In a conventional EPROM, UV light is used generate e/h pairs in the SiO_2 dielectric making the dielectric conductive


Different Methods to Erase




In a E²PROM, the charge is removed by "Fowler-Nordheim" (FN) transport.

When the field across the oxide exceed ~10 MV/cm, electrons can tunnel across the oxide

1T Cell - FLASH




NOR Array




12/7/20


Write – "hot carrier injection"



Erase – "Fowler-Nordheim Tunneling"





Erase – "Fowler-Nordheim Tunneling"




All transistors connected to the source $\lim_{t \to 0} 4$ are erased simultaneously \rightarrow FLASH

Write / Erase






Read Operation



NAND vs NOR Arrays

	Write	Read	Erase	Density
NAND	Fast	Slow	Fast	High
NOR	Slow	Fast	Slow	Low

NAND Flash Array



ECE445

Issues

Read / Write Endurance -> 10⁵ Operations

Redundancy for improved yield

Multi-Bit Cell Architectures – in common practice today!